Floating point division is a common arithmetic operation in scientific and high-performance computing. This high-performance work is targeted by Intel’s Many Integrated Core architecture: many small x86 cores on a single chip. It is our goal to design a division algorithm for this architecture. To keep the cores small and efficient, the algorithm must run in a constant number of cycles and take advantage of existing floating-point hardware modules, specifically addition and multiplication.