The purpose of this project is to develop a proto-type implementation of an HEVC decoder in FPGA based on a Dolby’s internal IMPACT HEVC decoder implementation written in C-code for multi-core CPUs. The project will involve performance evaluation of the existing C-code to identify the most compute-intensive modules, and an RTL implementation of these modules.