High-level synthesis (HLS) is a maturing method for the design of digitally synthesized hardware, allowing for the usage of higher-level programming languages that require less specific instruction when compared to traditional methods. The Leidos Clinic team is exploring the usage of high-level synthesis for faster hardware design through the creation of a configurable digital down-converter (DDC) hardware accelerator.